in habr web 📷


Vladimir V. Belyaev
Principal Back-End ASIC Designer &
Layout Artist

15 years of expertise in Physical Back-end IC development:
Analog IC Layout, RTL-2-GDS; Flows and Methodology;
CAD-support: PDK development (P-cells, Tech-LEF, OA techDB).



Principal Back-End Engineer

Dec 2018 - present

🇷🇺 Moscow, Russian Federation

RTL-to-GDS implementation
Logic Synthesis, Memory Compilers (Dolphin and TSMC), Formal Verification, Layout implementation.
TPU (Tensor Processing Unit) development for neural networks acceleration.



Back-End Engineer/Consultant

Aug 2016 – present

🇷🇺 Moscow, Russian Federation

Developed 8-bit ADC layout on TSMC28HPC+ technology;
consulting related to RTL2GDS flow on TSMC16FFC technology for developing digital ASIC (multicore cryptographic processor);
consulting about packaging options;
provide training on Cadence Genus, Cadence Innovus.



Principal Back-End Engineer

Feb 2018 – Nov 2018 • 10 mos

🇷🇺 Moscow, Russian Federation

RTL-to-GDS implementation
Logic Synthesis, Formal Verification, Layout implementation, Timing, DRC, LVS, LPE
Post-layout Spice Simulation, Monte-Carlo Simulation, Mixed-signal Simulation.
Development of custom standard cells and IP blocks layout: Digitally-controlled ring oscillator at 500MHz, CPL logic gates, full-adder, half-adder, 32-bit custom CPL adder
Worked with TSMC 16nm technology, Global Foundries FD22SOI, 14LP, Samsung LN10LPP.
Familiar with Fin-Fet, Double-Patterning, Quadruple patterning.
Cadence IC, ICADV, RTL compiler, Genus, EDI, Innovus, PVS.
Mentor Graphics Calibre LVS, DRC, xACT, PEX, DRV
Skill, TCL scripting.



Principal Back-End Engineer

Nov 2017 – Feb 2018 • 4 mos

🇷🇺 Moscow, Russian Federation

RTL2GDS flow, digital IC layout development.
Cad support.
Cadence Pcell development.


PDK Engineer

Sep 2015 – Feb 2016 • 6 mos

🇳🇱 Nijmegen, Netherlands

TechFile, TechLEF development;
front-end development of new device class – stacked ESD MOSes within 40nm PDK.



Oct 2007 – Aug 2015 • 7 yrs 11 mos

🇷🇺 Moscow, Russian Federation

Senior Layout Designer

Jan 2015 – Aug 2015 • 8 mos
Analog layout development on 180nm high voltage technology with Virtuoso XL, Calibre LVS, DRC, MRC, Tiling.
Achievements: Two successful tapeouts.

Senior PDK Engineer

Aug 2013 – Feb 2014 • 7 mos
Technology Database development and support for Freescale and 3rd-party PDK;
technology LEF development.
Maintain consistency between TechLEF and TechDB.
RTL to GDS Flow development, support and testing.
Deployed Dynamic Abstract capability for Freescale PDKs
Leaded Encounter Tiling development
Integrated cadence PVS with the tiling deck from TSMC into Encounter for 28nm and 16nm processes to allow signoff-quality tiling within Encounter and proper timing assessment.
4 bug CCR for Cadence Encounter and 2 enhancement request CCR for PVS.
Enabled Voltage aware P&R in Cadence Virtuoso and VSR by Voltage-dependent spacing constraints

Senior PDK Engineer

Feb 2014 – Jan 2015 • 1 yr
Pcell development within PDK team.
Pcell development and testing using Skill language.

PDK Validation Engineer

Oct 2007 – Aug 2013 • 5 yrs 11 mos
PDK Validation (Cadence IC package both cdba & OA, Soc Encounter, QRC, Voltage Storm, Abstract generator, DRD. Mentor Graphics tools (Calibre DRC, LVS, DRV, PEX). Freescale tools)
Communication with colleagues across the globe: PDK Flow Validation team India, customers and developers in US, Israel. Development of new testing tasks, testing flows and methodologies.
Driving automation: enhancement requests for the automation team, self-made scripts.
Ownership of cmos45soi (45nm), cmos32soi (32nm), TSMC's cln40lp (40nm), cln28hp (28nm).
Leadership over intern colleague: help in team integration, lot of training with CAD tools, design flows, methodologies etc.
Leadership over the PDK Validation team during owned PDK's testing: (Creation of Validation Plan, downloading and installing PDK, setting up the environment, tool versions, distribution of the testing tasks across the team, driving meeting the deadline in tight schedule, communication with developers, creating postmortem reports, presentations).
Lead Continuous Validation Improvement program (Analyzing incoming Bug tickets and closure of Validation gaps).
Worked with Physical Verification Team to create DRC and MRC QA cells.
Input quality control done for cmos32soi, cln28hp and cln40lp 3rd party PDKs allowed proper resource assessment and enabled development activities for Freescale internal PDK solutions;
Develop express testing methodology for foundry PDKs;
Technology LEF verification on design IP newsletter creation to present PDK Validation team innovations for the entire company Expertise in parasitic extraction flow;
Developed LVS-LPE flow for cln40lp technology;
Developed Tiling script for SOC Encounter supplied with Cmos45soi PDK;
Developed SOC Encounter automated flow for PDK testing using shell and TCL scripting allowed to reduce testing time 🇷🇺 Moscow machines benchmarking methodology was developed and performed;
Collaboration with design team - performed preliminary DRC assessment of developing IP on cln40lp technology;
Personal “Winning Starts Here” award, Team award for Contribution in the Quality.;



Back-End CAD Validation Engineer

May 2007 – Aug 2007 • 4 mos

🇷🇺 Moscow, Russia

Test flows processing (SOC Encounter, Virtuoso, Assura, PVS, CCO. A variety of tools for IC design automation)
csh and encounter text command scripting (TCL)
Preparation of testcases, writing PCR’s
got familiarity with encounter TCL scripting;
got familiarity with CVS Versioning system;
got ownership over largest test flow in the team;



Layout Engineer

Jun 2005 – May 2007 • 2 yrs

🇷🇺 Moscow, Russia

Digital and analog layout development (Virtuoso layout editor, SOC Encounter);
Chip-level SOC design, IO cells layout design, digital cells layout design;
Layout verification (Cadence, Mentor Graphics tools DRC, LVS, LPE).



Promoter (contractor)

2001 – 2002 • 2 yrs

🇷🇺 Moscow, Russia

Intel representative in Intel Demo Days activity.
(Common Intel and Microsoft program. Advertisement of released Pentium 4 CPU's together with Microsoft Windows XP OS, leading of demo-stand in large trading centers of 🇷🇺 Moscow).
Responsibilities: provide potential customers with information about Intel innovative CPU's, presentations and technical demonstrations using various software packages. Provide information about features of released OS, propagate information about advantages of the genuine software.
Deep knowledge of IBM PC architecture and hardware;
CPU architecture fundamentals;
Practical experience with a number of software applications;
Excellent communication skills.



M.Sc. in Technics and Technology of Electronics and Microelectronics.

1999 - 2005

🇷🇺 Moscow, Russian Federation

Cadence University hereby confers upon
Belyaev Vladimir Vladimirovich
this certificate for the successful completion of
the Device and System Design program at the
Moscow Institute of Electronic Technology
June 2005
Ray Bingham, Chairman of the Board
Spencer Clark, CIO and Vice President
Honors & Awards:
May 2015 – Freescale Semiconductor
Peer-to-Peer Award
In recognition of your contribution to Freescale and Digital Networking, I would like to present you with a Digital Networking Peer-to-Peer Award.
May 2010 – Freescale Semiconductor
Winning Starts Here - Creating a culture of excellence
Your outstanding effort to increase PDK quality on an aggressive schedule and enable 3rd party PDKs in Freescale environment demonstrate what it takes to win. In recognition of your contributions to Freescale and the Technology Solutions Organization, I would like to present you with Winning Starts Here awards.
Aug 2008
IELTS test
Listening 6 Reading 6.5 Writing 6 Speaking 7 Overall 6.5

© 2002–2020 Vladimir Belyaev
tel: +7 926 388 45 08